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ABSTRACT
Current trends in Machine Learning (ML) inference on
hardware accelerated devices (e.g., GPUs, TPUs) point
to alarmingly low utilization. As ML inference is increas-
ingly time-bounded by tight latency SLOs, increasing
data parallelism is not an option. The need for better effi-
ciency motivates GPU multiplexing. Furthermore, exist-
ing GPU programming abstractions force programmers
to micro-manage GPU resources in an early-binding,
context-free fashion. We propose a VLIW-inspired Out-
of-Order (OoO) Just-in-Time (JIT) compiler that coa-
lesces and reorders execution kernels at runtime for
throughput-optimal device utilization while satisfying
latency SLOs. We quantify the inefficiencies of space-
only and time-onlymultiplexing alternatives and demon-
strate an achievable 7.7x opportunity gap through spa-
tial coalescing.
1 INTRODUCTION
As deep learning is deployed in applications ranging
from video monitoring to language translation, there
is an emerging need for parallel hardware accelerators
to support inference. Deep learning inference needs to
scale to billions of queries per day and is rapidly out-
pacing training in datacenters [21]. Amazon estimates
that 90% of production ML infrastructure costs are for
inference, not training [27].
While there are numerous specialized inference pro-
cessors, the widespread availability of GPUs and their
support for general deep learning models renders them
indispensable for inference. By leveraging substantial
parallelism, high memory bandwidth, and tensor accel-
eration, GPUs quickly evaluate deep neural networks.
Interactive inference workloads typically have tight
latency objectives, especially when revenue-critical ser-
vices issue inference queries.We note a concerning trend
that inference latency on a CPU has been on a rise (Fig-
ure 2); the state-of-the-art SENet-184 [24] model takes
4.1s for a single CPU inference. As models grow larger
over time, CPUs will continue to struggle to serve in-
teractive model serving workloads. With real revenue
costs associated with user-facing latency [19, 37], GPUs
will remain a favorite for inference.
While some training workloads continue to scale and
can often easily saturate modern GPUs, ML inference has
distinctly different performance requirements that often
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Figure 1: A proposed OoO VLIW JIT compiler for
on-GPU inference coalesces and reorders heterogeneous
kernels frommultiple streams of execution, effectively
creating an efficient space-time schedule for on-GPUex-
ecution. Coalesced kernel will increase GPU compute
and memory utilization. Interleaving multiple execu-
tion streams extracts OoO parallelism and reorders ex-
ecution to fit in latency SLO budgets.
result in poor GPU utilization, given the current GPU
programming abstractions. In practice, online inference
queries often cannot realize the high levels of parallelism
that offline iterative minibatch training achieves, leading
to poor GPU utilization. AWS reports p3 GPU instances
are only 10-30% utilized [27]. Low resource-efficiency
is not isolated to GPUs as Google’s Tensor Processing
Unit reports a 28% mean utilization [28].
We propose an Out-of-Order (OoO) Just-in-Time (JIT)
GPU kernel VLIW-inspired compiler for DNN infer-
ence (Figure 1). VLIW refers to computer architecture
designed to extract instruction level parallelism (ILP)
by packing multiple mutually-independent instructions
that utilize different arithmetic processing units into
a single large instruction word. VLIW design pushed
the complexity of superscalar execution to the compiler
while trying to keep the hardware simple. Analogously,
we can improve accelerator utilization by reordering and
packing kernels on-the-fly. We borrow inspiration from
VLIW by coalescing execution kernels into superkernels
that can more fully leverage a large pool of massively
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Figure 2: DNN model complexity and inference la-
tency is increasing over time on CPUs and GPUs. Most
models fail to meet the 300ms latency SLO on a CPU. To
meet low latencies, GPUs are seeing widespread use for
DNN inference.
parallel GPU compute units. Out-of-order execution be-
tween independent execution streams then increases
efficiency while meeting latency deadlines.
Two reasons often attributed to the VLIW’s failure are:
(a) overwhelming multitude of operations to coalesce,
making it hard for the compiler to solve the packing
problem; (b) difficulty with extracting enough instruc-
tion level parallelism such that instructions don’t have
data dependencies between them. Despite its history,
we believe the VLIW approach holds promise for GPU
inference because (a) the set of operations to coalesce is
restricted largely to algebraic tensor operations (e.g., ma-
trix multiplies), (b) ability to leverage multiple inference
streams, which, by construction, consist of mutually in-
dependent operations, and (c) the shape of execution
kernels is adjustable, while VLIW compilers operated
on immutable instructions.
We emphasize that the JIT compiler is dynamic. It
operates on multiple streams of execution (analogous to
instruction streams) in real-time, coalescing and reorder-
ing the operations in GPU space-time (Figure 1). To the
best of our knowledge, this is the first such proposition
for on-GPU DNN inference.
2 DNN INFERENCE REQUIREMENTS
Deep learning workloads like object detection, speech
recognition, and natural language processing are be-
ing rapidly deployed in datacenters. These models are
computationally intensive demanding 10s of GFLOPS of
computation per query and a single model can easily see
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Figure 3: An emerging utilization gap: In order tomeet
latency SLOs, small batch sizes must be used, result-
ing in low GPU utilization. We profile ResNet50 across
many batch-sizes (annotated above points) and see that
single model inference will not fully utilize the GPU.
millions of inference queries per day. Facebook reports
that its compute requirements for DNN inference have
increased 3.5x in just 2 years [32].
Typical applications see both batch inference queries
and interactive latency-sensitive queries. Batch infer-
ence queries have no strict latency deadline and are pri-
marily concerned with maximizing throughput. System
designers aim to optimize the cost-per-query for batch
inference. However, interactive inference queries have
strict latency deadlines. With a real revenue cost for
increased tail latencies in user-facing applications [37],
system designers aim to control the p99 latency for on-
line model serving. Typical latency SLOs can vary from
10ms for search ranking to several seconds for explicit
content recognition [21, 28, 32]. Furthermore, to meet
interactive latency requirements, these models must run
on specialized hardware accelerators (typically GPUs).
Interactive inference queries present a challenging
dilemma for system designers. In order to meet their
strict deadlines, small batch-sizes must be used Figure 3.
However, those small batch-sizes lead to poor resource-
utilization and therefore high-costs under heavy load.
3 AN EMERGING UTILIZATION GAP
Deep learning has motivated the design of specialized
hardware optimized for its predictable yet computation-
ally expensive workloads. Recent accelerators are being
deployed in the datacenter [6, 10, 11, 15, 16, 28, 39] and
the edge [4, 5, 7, 8, 30].
However, throughput-optimized inference accelera-
tors see low utilization when serving interactive DNN
workloads. Throughput-oriented accelerators like GPUs
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Figure 4: Mean latency for 1 to 15 replicas of ResNet-
50 on a V100 GPU. Time multiplexing is not resource-
efficient as it is dramatically slower than batched in-
ference. Spatial multiplexing has unpredictable perfor-
mance still-degraded from batched inference.
and the TPU require substantial available parallelism to
achieve peak throughput.
We observe an emerging utilization gap between
hardware peak throughputs and actual observed per-
formance. In Figure 3, we benchmark ResNet-50 on
NVIDIA’s V100 GPU. At interactive latencies, through-
put is less than 25% of peak. Larger batch sizes struggle
to achieve 40% of NVIDIA’s advertised 15.7 TFLOPS
throughput. DNN hardware accelerators suffer similar
issues — the TPU v1 sees just 8.2% utilization for text
processing workloads [28].
Why are throughput-oriented accelerators underuti-
lized during DNN inference?
First, tight latency objectives limit available parallelism
during inference. Figure 3 demonstrates that ResNet-50
inference on the NVIDIA V100 GPU achieves under
30% utilization. Kernels with small batch sizes have a
low arithmetic intensity and thus poor peak floating-
point throughput by the roofline model [41]. Individu-
ally, these kernels do not expose sufficient parallelism
to saturate all the cores on modern GPUs.
Second, resources must be provisioned for peak demand
rather than the average. As requests arrive stochasti-
cally, occasional bursts in request volume require over-
provisioning accelerator resources. For an organization,
peak load provisioning common in deep learning infer-
ence pipelines like those in [14] leads to excess purchases
several times what average load would require.
Third, growth in compute throughput outpaces mem-
ory bandwidth. Memory bandwidth no longer scaleswith
increasing parallelism and compute throughputs [12,
35, 42], and the ratio of compute throughput to mem-
ory bandwidth is rising rapidly. For GPUs, op to byte
ratios have risen from 18 with the K80 to 139 for the
V100. Specialized hardware fares even worse; Google’s
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Figure 5: Spatial multiplexing on GPUs has unpre-
dictable latencywhen different number of processes are
running concurrently. As we add replicas to a GPU run-
ning 10 multi-tenant models, some tenants encounter
unpredictable SLO misses. A software-level JIT com-
piler will be able to recognize SLO misses and reprior-
itize kernels and pick the right execution streams.
TPUv2 [16] has an op to byte ratio of 300. We estimate
AWS Inferentia [20] has op to byte ratio of almost 500.
These factors will lead to continued underutilization
of DNN accelerators. Ultimately, we believe intelligent
software-level scheduling will enable more efficient
hardware accelerators. The VLIW-inspired approach
we propose is one of many potential optimizations that
operate at a higher level than hardware.
4 INEFFECTIVE GPU MULTIPLEXING
From operating systems [18, 34] to cluster manage-
ment [17, 23, 43], multiplexing is a well-established ap-
proach to improve resource utilization. Systems are usu-
ally either time-multiplexed (e.g. CPU core) or space-
multiplexed (virtual memory). Current approaches to
multiplex GPUs also fall under these two categories. In
this section, we discuss why space-only and time-only
multiplexing approaches fail to deliver both reliable per-
formance with improved utilization.
4.1 Inefficient GPU Time Multiplexing
Each process that interacts with NVIDIA GPU owns a
CUDA context. GPU can multiplex multiple CUDA con-
texts dynamically using an on-device scheduler. This
approach enables interleaved (but not parallel) execu-
tion kernels. Kernels are serialized and processes are
preempted periodically. Therefore temporal multiplex-
ing doesn’t increase parallelism nor GPU utilization.
As shown in Figure 4, the inference latency increased
linearly as we increase the number of concurrent pro-
cesses. In addition, we noticed the context switching
overhead is high because GPUs need to flush the execu-
tion pipeline.
3
4.2 Unpredictable Spatial Multiplexing
Modern GPUs from NVIDIA and AMD can be spatially
multiplexed which enables concurrent overlapping ker-
nel execution if resource permits. NVIDIA spatial mul-
tiplexing support is provided by Hyper-Q [1] while
AMD’s MxGPU [3] utilizes an SR-IOV approach. CUDA
Streams and NVIDIA Multi Process Service (MPS) [9]
provided application support for spatial multiplexing.
Model inference platforms like ModelBatch [31] and
NVIDIA TensorRT [2] utilize CUDA Streams to achieve
spatial multiplexing.
However, these approaches to spatial multiplexing
result in poor performance isolation and unpredictable
execution times. The spatial multiplexing approach is ex-
tremely sensitive to the choice of the number of tenants.
When there are odd number of tenants on the same GPU,
there is greater variability in latency among different
processes (Figure 5).
Finally, because many kernels are tuned assuming
they are single-tenant and own the entire GPU, the per-
formance of concurrent execution of such kernels leads
to lower throughput (Table 1).
5 PROPOSED SOLUTION
We propose dynamic, just-in-time coalescing of execu-
tion kernels for GPU inference across multiple streams
of execution and over time. This proposal draws inspi-
ration from VLIW compilers by dynamically packing
heterogeneous execution kernels to better utilize avail-
able hardware resources (spatial dimension). We also
reorder and queue execution kernels in a latency SLO-
aware manner to maximize the efficiency of packing.
Thus, we advocate for a late-binding, context-aware ap-
proach to kernel scheduling on the GPU, in contrast to
the early-binding, context-free abstractions currently
exposed to the GPU programmer.
We show that the throughput-optimal convolutional
block size depends on the size and shape of concurrent
blocks of execution; ahead-of-time autotuning informs
JIT decisions. Further, we demonstrate that inter-kernel
optimization via coalescing yields substantial through-
put gains. In the time dimension, reordering queued ker-
nels of execution (a) prioritizes streams with tighter la-
tency budgets, (b) purposefully delays/staggers ill-fitting
kernels for better coalescing at a (slightly) later time.
5.1 Declarative Kernel Dispatch
The CUDA programming API is a form of early-binding.
A programmer is required to specify the dimensional-
ity and shape of the program without any contextual
0 30 60 90 120
Number of Kernels
0
1000
2000
3000
4000
5000
F
lo
at
in
g
-p
o
in
t
T
h
ro
u
g
h
p
u
t
(G
F
L
O
P
S
)
VLIW coalescing
(proposed)
Space-only
Time-only
Figure 6: Coalesced kernels achieve ideal FP through-
put. Coalescing the SGEMM that backs conv2_2 from
ResNet-18 with similar problems yields 3.23× through-
put speedup over space-only multiplexing and 7.71×
throughput over time-only multiplexing.
information on the available GPU resources or other ker-
nels of execution that may be in flight. This is inherent
to the current low-level set of programming abstrac-
tions aimed at proactively controlling how much GPU
compute and memory will be utilized. We refer to this
approach as early-binding and context-free.
In contrast, we believe in late-binding and context-
aware dynamic resource allocation, leveraging runtime
information about the number of concurrent kernels of
execution, and device context, such as the typical prob-
lem sizes served by a device. Given this information,
individual kernels can be (a) retuned for better spatial
multiplexing, (b) coalesced for better utilization, and (c)
reordered for better spatiotemporal packing, while meet-
ing the latency SLOs of individual streams of execution.
Therefore, instead of specifying how GPU should al-
locate threads across blocks, the programmer should
interact with the GPU at a higher level, via a declara-
tive API by specifying the operators, the inputs, and
latency constraints. The JIT compiler will then execute
them with contextual knowledge of the current GPU
state and other streams of execution, thereby improving
utilization while satisfying latency SLOs.
5.2 OoO Execution for SLO Attainment
We preserve predictability and isolation during virtu-
alization by monitoring inference latencies per-kernel.
This allows reallocating resources between tenants on-
the-fly. Our approach dynamically adjusts to running
workloads on the GPU unlike current static compilers
like TensorRT [2] and others [13, 33, 36, 40].
Moreover, we notice that CUDA Stream scheduling
anomalies typically only create a few stragglers, so we
can simply evict degraded workers without significantly
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Figure 7: Matrix-multiply kernels from a wide class
of models are concentrated into several clusters. Prob-
lems within certain clusters coalese into efficient super-
kernels (A, B and C).
impacting total system throughput. We are further in-
vestigating this approach in ongoing work.
A kernel that cannot yet be coalesced with those of
other applications can be delayed via reordering. Thus,
a dynamic JIT compiler overlaps waiting time from coa-
lescing with computation from other execution streams.
5.3 VLIW Compilation for Efficiency
Conventional VLIW compilers only modify programs
ahead-of-time. However, our dynamic approach uses
both ahead-of-time tuning and runtime packing.
By retuning superkernels ahead-of-time in order to
improve co-tenancy, we relieve pressure on the runtime
JIT compiler. As GPU programs have many tunable pa-
rameters, we rely on auto-tuning. Preliminary results
for our VLIW auto-tuner show 1.25x throughput gains
in a co-tenancy optimized kernel (Table 1).
At runtime, our VLIW JIT compiler repacks multiple
small kernels into a large execution block. The com-
piler can apply pre-computed parameters from the auto-
tuning phase to further optimize these larger kernel
configurations. Scheduling a single superkernel on the
GPU better utilizes compute and memory as compared
to time-slicing. Unlike CISC execution streams, DNN
kernels have extremely predictable performance and
perform a small class of operations; comparably coarse-
grained runtime packing decisions are efficient.
In Figure 7, we show that the matrix multiply kernels
from multiple frequently used DNNs can be clustered by
their dimensions. Within each cluster, problems can be
coalesced with minimal padding overhead resulting in
efficient co-execution. Coalescing a ResNet-18 interme-
diate convolution using the cublasSgemmBatched ker-
nel achieves a geometric mean 7.71× throughput increase
Auto-tuning
configuration
Uniplexed
throughput
Multiplexed
throughput
Greedy kernel 2.2 TFLOPS 4.5 TFLOPS
Collaborative kernel 1.5 TFLOPS 6.1 TFLOPS
Table 1: Auto-tuning the blocking configuration
on GPU leads to a different type of kernel. Multi-
tenant kernels achieve 1.25x maximum throughput
speedups when dispatched concurrently, despite small
(20%) degradation when run in isolation.
over time-slicing, and 3.23× over Hyper-Q spatial multi-
plexing (Fig. 6). Further, coalescing matrix-vector mul-
tiplications common in RNN/LSTM inference yields a
2.48× throughput speedup over time-slicing [26]. VLIW
compilation captures this large opportunity gap.
6 FUTURE RESEARCH DIRECTIONS
With the end of Moore’s Law and Dennard Scaling, per-
formance gains in hardware will come from workload
specialization. This implies increased heterogeneity in
the types of specialized devices. We envision JIT com-
pilation across multiple streams of execution to extend
over multiple devices, such as ASICs, GPUs, TPUs, spe-
cialized inference processing units, and FPGAs. This will
enable a more dynamic tradeoff of latency and through-
put and improve hardware utilization in heterogenous
settings. Furthermore, dynamic JIT compilation will also
be able to explore different latency-accuracy tradeoffs.
7 CONCLUSIONS
The need to execute computationally intensive mod-
els within tight interactive latency deadlines has moved
DNN inference workloads onto GPUs. However, the vari-
ability in kernel sizes, bursty arrival processes, and tight
latency requirements often lead to poor GPU utilization.
We propose a VLIW-inspired JIT compiler for GPU in-
ference capable of coalescing, reordering, and retuning
execution kernels across multiple streams to maximize
throughput while meeting latency SLO constraints.
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